

Design and Implementation of a Gate Driver Circuit for Three-Phase Grid Tie Photovoltaic Inverter Application

Mohannad Jabbar Mnati

¹ Department of Electrical Energy, Metals, Mechanical Constructions and Systems, Ghent University

² Department of Electronic Technology, Institute of Technology Baghdad, Middle Technical University, Baghdad, Iraq
Ghent, Belgium

mohannad.mnati@ugent.be , m.j.mnati@gmail.com

Dimitar V. Bozalakov

Department of Electrical Energy, Metals, Mechanical Constructions and Systems, Ghent University

Ghent, Belgium

dibozala.bozalakov@UGent.be

Adnan Hussein Ali

Technical Instructors Training Institute,
Middle Technical University

Baghdad, Iraq

aaddnnaann63@gmail.com

Shahad Al-Yousif

Faculty of Information science and Engineering,
Management and Science

University, Malaysia.

Shahad@msu.edu.my

Alex Van den Bossche

Department of Electrical Energy, Metals, Mechanical Constructions and Systems, Ghent University

Ghent, Belgium

alex.vandenbossche@ugent.be

Abstract— This paper presents and describes the design and implementation of a new gate driver circuit for a three-phase grid tie photovoltaic inverter system using SIC- MOSFET at the power stage. The proposed design consists of a 5 kW power three-phase inverter system with a new isolated gate driver related to IGBT, MOSFET and SIC-MOSFETs. The designed circuit has a dual gate driver in a single package for each leg, and each circuit has an optocoupler to provide high output peak current to turn the power transistor On or Off, and a saturation protection circuit. The control algorithm for the full system of the three-phase application runs on a TMS320F28335 DSP. The TMS320F28335 Digital Signal Processor (DSP) microcontroller is one of the Texas Instruments™ (TI) family that was used to generate the three-phase 120° Bus Clamp PWM of the system, with high frequency around 25 kHz.

Keywords—Gate Driver Circuit; SIC-MOSFET; Saturation Protection; TMS320F28335; 120° Bus Clamp PWM.

I. INTRODUCTION

One of the most important parts of every electronic power system is the gate drive circuit, which connects the power transistor with the microcontroller. For this reason, the choice of gate driver circuit is closely related to the output power and reliability of the inverter/converter solution. Inadequate driver power or the wrong driver option may cause a malfunction in the driver circuit. Low power applications predominantly require a safe and low-cost, efficient driver solution for power applications. Gate driver circuits are one of the necessary links. They have to drive power transistors (IGBTs, MOSFETs and

SIC transistors) and feature high output voltage and current capabilities with gate driver voltages are, typically, up to 20V.

There are different types of gate driver circuit for MOSFET, IGBT, and SIC-MOSFET. Most types of gate driver circuits are classified by configuration, with the amount of input DC power supply, the gate driver impedance, and the type of power transistor package, together determining the maximum output supply of voltage and current [1]–[8]. A bootstrap circuit is often used as the gate driver circuit for IGBT and MOSFET [9]–[12], however, it is not safe as the controller is not separated, when any faults occur.

One of the problems facing high voltage circuit designers is controlling the voltage of the power transistor's gate driver with high safety isolation [13]–[16]. In this paper, a new SIC-MOSFET gate driver circuit is shown, with the following specifications

- Provide positive output voltage to Turn-On and negative voltage to Turn-Off the power transistor to reduce the effect of the voltage induced by the parasitic source inductance (the output voltage is about 19V for On and -5V for Off).
- Full isolation between power circuit and microcontroller.
- This circuit works for each type of power transistor in the inverter.
- Reducing the parasitic capacitance to a very low value. This capacitance injects ground currents into the microcontroller that can disturb signals of DSP controllers.

The SIC-MOSFET gate driver circuit is designed to work with the majority of industrial applications, using a three-phase photovoltaic inverter, with DC link voltage up to 1000 V. Different types of PWM techniques are used to control the three-phase photovoltaic inverters, but in this paper, the SIC-MOSFET three-phase inverter system was used, with a 120° Bus Clamp PWM as a new control technique to test the full system [17]–[20]. The 120° Bus Clamp PWM signals were generated by the TMS320F28335 [21]. The silicon carbide power MOSFET CMF10120D is used in this paper [22].

The regulation of this paper is as follows: Section 2 presents the description of the driver circuit; Section 3 presents the driving control for the gate driver circuit; Section 4 presents the experimental set-up and results; and finally, Section 5 presents the conclusions.

II. DESCRIPTION OF THE DRIVER CIRCUIT

In this section, we discuss the full performance of the SIC-MOSFET gate driver circuit. This circuit can be divided into two main parts: the gate driver circuit, and low side input DC power supply.

A. SIC-MOSFET gate driver circuit

The circuit diagram in Fig. 1. presents the full SIC-MOSFET gate driver circuit topology for one leg of the three-phase photovoltaic inverter used in this paper. This circuit has two gate driver circuits for two transistors (upper and lower) for each phase, and each circuit has three main parts,

1. *microcontroller isolated circuit*: In this circuit, The ACPL-P304 optocoupler chip was used as an optoisolator between the TMS320F28335 kit and the gate driver circuit.
2. *saturation protection circuit*: This circuit was designed to protect the full gate driver circuit from the AC output high voltage and current by turning off the gate driver signals when any output error occurs.
3. *low voltage isolated power supply circuit*: In this circuit, a transformer was used to achieve galvanic isolation of the low voltage side. The main properties of this circuit are:
 - galvanic low DC power supply isolation;
 - can obtain DC power supply for all circuit elements; and
 - can obtain positive and negative voltage for On- and Off-position of the gate for high power transistors.

The transformer is the main part of this circuit and can be made with a very low primary to secondary capacitance of 2 pF, while using winding in separate rooms, together with 2 pF of the optocoupler; a total amount of 4 pF is reached.

B. Low DC power supply

The low DC power supply circuit is divided into two parts, the first part, in Fig. 2a., is designed to provide supply voltage (3.3, 5 and 9)V for the current and voltage measuring circuit. The DC input of the power supply circuit is generated by using a 220V AC to 24V DC converter.

The second part, in Fig. 2b., was designed as a square wave generator circuit that allows for changeable frequency and amplitude of the input DC power supply signal. This circuit is simply built of a few resistors, capacitors, a 555 timer chip, and high speed gate drivers. The square waveform output (high to low) varies approximately between +VCC and -VCC, according to the DC power supply. The required times to calculate a single cycle charge and discharge for output waveform is presented in equations 1 to 4 and the duty cycle of the square wave output signals are calculated in equation 5.

$$t_1 = 0.693 * (R_1 + R_2) * C \quad (1)$$

$$t_2 = 0.693 * R_2 * C \quad (2)$$

$$T = t_1 + t_2 \quad (3)$$

$$f = \frac{1}{T} = \frac{1.44}{(R_1 + 2R_2) * C} \quad (4)$$

$$\text{Duty Cycle} = \frac{T_{\text{ON}}}{T_{\text{OFF}} + T_{\text{ON}}} = \frac{R_1 + R_2}{(R_1 + 2R_2)} \% \quad (5)$$

Where:

Charge Time (t1) and Discharge Time (t2)




Fig. 1. One leg SIC-MOSFET gate driver circuit.




Fig. 2. DC power supply. (a) Low DC power supply circuit, (b) Square wave generator circuit.

III. DRIVING CONTROL FOR GATE DRIVER CIRCUIT

The DSP TMS320F28335 system development kit in the Fig. 3. is a complete board used to generate the 120° Bus Clamp PWM with high frequency (around 25KHz) for three-phase photovoltaic inverter gate driver circuit with SIC-MOSFET transistors. The main properties of the development microcontroller kit is presented in Table I [20].



Fig. 3. TMS320F28335 system development kit.

TABLE I. SPECIFICATIONS OF TMS320F28335

| | |
|-----------------------------|--|
| Device Frequency | Up to 150 MHz |
| Core Voltage | 1.9-V/1.8-V |
| Input/output voltage | 3.3V |
| No. of PWM Channels | 18 |
| No of ADC | 12-Bit ADC, 16 Channels |
| No of Input/output Channels | GPIO0 to GPIO63 |
| Temperature Options | -40°C to 125°C |


IV. EXPERIMENTAL SET-UP AND RESULTS

Fig. 4. shows the final practical circuit of the one leg circuit of the three-phase photovoltaic inverter. The SIC-MOSFET gate driver circuit is built on a two-layer PCB, using different types of components: SMT and SMD. The advantage of this circuit is that it uses only one DC voltage power supply for control and driving circuits.


Fig. 5a. presents the DC power supply circuit. The orange box is the AC/DC converter to get the 24V DC power supply and the 9, 5, and 3.3V DC/DC converter. The final DC power supply circuit for the gate driver circuit, in Fig. 5b., has a design based on square wave power supply voltage. This circuit is used to convert the DC voltage to square wave voltage, with high frequency.

The main advantage of the circuit design in this paper is to generate negative bias during turn-off of the high power transistors (MOSFET, IGBT, and SIC-MOSFET) and full circuit isolation. The negative bias during turn-off still helps the faster turn-off and prevents false cycle even in an electrically noisy environment. The low DC voltage isolated in the gate driver circuit by using 1:1 transformer.

Table II presents the main properties of the SIC-MOSFET (CMF10120D) that was selected for this paper [21].




(a)




(b)

Fig. 4. Practical of one leg SIC-MOSFET gate driver circuit: (a) Upper layer, (b) Lower layer



(a)



(b)

Fig. 5. DC power supply circuit. (a) (9, 5 and 3.3)V power supply circuit, (b) Practical square wave generator circuit.

TABLE II. MAIN PROPERTIES OF SIC-MOSFET CMF10120D

| Parameter | Value |
|---------------------------------|--------------------------|
| Drain-Source Resistance RDS(on) | Very low |
| Diode Forward Voltage VSD | High voltage (about 4V), |
| The output (dI/dt) | Very High |
| The higher gate voltage | Typically -5V to 20V |

Fig. 6. shows the Full system of the three-phase photovoltaic inverter with SIC-MOSFET gate driver, TMS320F28335 microcontroller, square wave voltage power supply, and three-phase current and voltage measuring circuit.





Fig. 6. Full system of three-phase inverter with SIC-MOSFET gate driver circuit


The experimental results of the three-phase inverter circuit, shown in Fig. 7. to Fig. 9., were obtained to check the performance of the power sources from the gate driver circuit, with only one DC power supply. Fig. 7. shows the 120° Bus Clamp PWM switching waveforms of the three-phase inverter, under control by using TMS320F28335. The 120° Bus Clamp PWM technique of the three-phase inverter means that every 60°, only one phase under PWM control and the others phases are On or Off [18,20].

The 120° Bus Clamp PWM technique is shown in Fig. 7., while the output waveform of leg A gate driver circuit with negative voltage is presented in Fig. 8a. The maximum and minimum voltage of the gate driver circuit are, with negative value, (19V and -5V) respectively. Fig. 8b. presents the dead time between the upper and lower signals of leg A.

The output voltage and current of the three-phase photovoltaic inverter is shown in Fig. 9. The maximum value of the output voltage circuit is dependent on the maximum value of the DC link supply voltage.




(a)




(b)

Fig. 7. Three-phase 120° Bus Clamp PWM technique. (a) S1, S3 and S5 PWM; S4, S6 and S2 signals



(a)




(b)


Fig. 8. The output waveform of leq A gate driver circuit. (a) S1 and S2 signals; (b) dead time between S1 and S2 signals.

V. CONCLUSION

The main aim of this paper is to design and implement MOSFET, IGBT, and SIC-MOSFET gate driver circuit. The circuit design is based on a three-phase photovoltaic inverter for an industrial environment and real time application. The present paper describes the full driver circuit and presents the measured output waveform of the designed gate driver circuit, and the output voltage and current of the three-phase inverter. The designed circuit of the gate driver presented in this paper can provide negative (-4V) and positive (+20V) output gate driver voltages with high frequency. The PWM for the presented three-phase inverter is a 120° Bus Clamp PWM control method and PWM singles generated by using TMS320F28335 as a microcontroller.



(a)



(b)

Fig. 9. The output waveform: (a) three-phase voltage; (b) three-phase lines current.

ACKNOWLEDGEMENT

The first author appreciates the Ministry of Higher Education and Scientific Research/IRAQ and Special Research of Ghent University for the financial support during this work.

REFERENCES

- [1] K. Jeong, H. M. Company, and R. Korea, "The Op-timized Gate Driver Design Techniques for IGBT Properties and Downsizing in Eco-Friendly Vehicle," no. May, pp. 10–12, 2016.
- [2] V. Jadhav, I. T. Ag, Y. Zhou, and I. T. Ag, "Analysis of different IGBT gate driver strategies influencing dynamic paralleling performance," no. June, pp. 28–30, 2016.
- [3] T. Sicard and P. Perruchoud, "A novel system approach which simplifies the IGBT gate driver board," 2016 Int. Conf. Electr. Syst. Aircraft, Railw. Sh. Pro-puls. Road Veh. Int. Transp. Electr. Conf. ESARS-ITEC 2016, 2017.
- [4] D. V. Bozalakov, T. L. Vandoorn, B. Meersman, G. K. Papagiannis, A. I. Chrysochos, and L. Vandeveld, "Damping-Based Droop Control Strategy Allowing an Increased Penetration of Renewable Energy Resources in Low-Voltage Grids," IEEE Trans. Power Deliv., vol. 31, no. 4, pp. 1447–1455, 2016.
- [5] A. Cai, A. C. Herreria, S. B. How, and L. Siek, "2-Phase 2-stage capacitor-less gate driver for Gallium Nitride Gate Injection Transistor for

- reduced gate ringing,” *WiPDA 2015 - 3rd IEEE Work. Wide Bandgap Power Devices Appl.*, pp. 129–134, 2015.
- [6] Mohannad Jabbar Mnati, Dimitar V. Bozalakov, and Alex Van den Bossche, “A New Synchronization Technique of a Three-Phase Grid Tied Inverter for Photovoltaic Applications,” *Mathematical Problems in Engineering*, vol. 2018, Article ID 7852642, 13 pages, 2018.
- [7] V. R. H. Lorentz, R. Schwarz, T. Heckel, M. Marz, and L. Frey, “Integrated galvanically isolated MOSFET and IGBT gate-driver circuit with switching speed control,” *IECON 2015 - 41st Annu. Conf. IEEE Ind. Electron. Soc.*, pp. 544–549, 2015.
- [8] D. Bozalakov, T. L. Vandoorn, B. Meersman, C. Demoulias, and L. Vandeveldde, “Voltage dip mitigation capabilities of three-phase damping control strategy,” *Electric Power Systems Research*, vol. 121, pp. 192–199, 2015.
- [9] Mnati M. J., Alex Van den Bossche, and J. M. V. Bikorimana, “Design And Application Of A Bootstrap Circuit Con-Trolled By Pic24 For A Grid Inverter,” *5th IEEE Int. Conf. Renewable Energy Res. Appl. – BIRMINGHAM-UK*, vol. 5, pp. 85–89, 2016.
- [10] J. Zhu, W. Sun, Y. Zhang, S. Lu, L. Shi, S. Zhang, and W. Su, “An Integrated Bootstrap Diode Emulator for 600-V High Voltage Gate Drive IC With P-Sub/P-Epi Technology,” *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 518–523, 2016.
- [11] H. Chen, L. He, H. Deng, Y. Yin, and F. Lin, “A high-performance bootstrap switch for low voltage switched-capacitor circuits,” *RFIT 2014 - 2014 IEEE Int. Symp. Radio-Frequency Integr. Technol. Silicon Technol. Heats Up THz*, pp. 7–9, 2014.
- [12] W. C. Chen, Y. W. Chou, M. W. Chien, H. C. Chen, S. H. Yang, K. H. Chen, Y. H. Lin, C. C. Lee, S. R. Lin, and T. Y. Tsai, “A dynamic bootstrap voltage technique for a high-efficiency buck converter in a universal serial bus power delivery device,” *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 3002–3015, 2016.
- [13] Q. Zhou and F. Gao, “A gate driver of SiC MOSFET for suppressing the negative voltage spikes in a bridge circuit,” *Conf. Proc. - IEEE Appl. Power Elec-tron. Conf. Expo. - APEC*, vol. 2016–May, pp. 536–543, 2016.
- [14] Mnati,MJ, Hasan,A, Bossche,AV.An improved sic-mosfet gate driver circuit controlled by dspic33fj256gp710a. 6th Eur. Conf. Ren. Energy Sys. 25-27 June 2018, Istanbul, Turkey.
- [15] J. M. Lee, S. Chmielus, and C. Y. Won, “A negative voltage supply for high-side switches using buck-boost bootstrap circuitry,” *Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC*, pp. 889–893, 2014.
- [16] F. E. Cazakevicius, J. O. Quevedo, R. C. Beltrame, and J. R. Pinheiro, “High insulation voltage gate-driver applied to a solid state transformer,” *2015 IEEE 13th Brazilian Power Electron. Conf. 1st South. Power Electron. Conf. COBEP/SPEC 2016*, pp. 1–6, 2015.
- [17] J. H. Jung, H. G. Ku, W. S. Im, and J. M. Kim, “A PWM control strategy for low-speed operation of three-level NPC inverter based on bootstrap gate drive circuit,” *Conf. Proc. - IEEE Appl. Power Elec-tron. Conf. Expo. - APEC*, pp. 297–302, 2014.
- [18] Mohannad Jabbar Mnati, Dimitar V. Bozalakov, and Alex Van den Bossche, “New Pulse Width Modulation Technique to Reduce Losses for Three-Phase Photovoltaic Inverters,” *Active and Passive Electronic Components*, vol. 2018, Article ID 4157614, 10 pages, 2018.
- [19] K. Onda, A. Konno, and J. Sakano, “New concept high-voltage IGBT gate driver with self-adjusting active gate control function for SiC-SBD hybrid module,” *Proc. Int. Symp. Power Semicond. Devices ICs*, vol. 2, pp. 343–346, 2013.
- [20] Mnati, Mohannad Jabbar, V. Bozalakov, Dimitar, Van den Bossche, Alex, “PID Control of Three Phase Photovoltaic Inverter Tied to Grid Based on 120-Degree Bus Clamp PWM,” *IFAC-PapersOnLine*, Volume 51, Issue 4, 2018, Pages 388-393. doi.org/10.1016/j.ifacol.2018.06.097
- [21] Available online: <http://www.ti.com/product/TMS320F28335>
- [22] Cree Inc., “CMF10120D SiC MOSFET,” pp. 1–8, 2012.