



Correlation of interface states/border traps and threshold voltage shift on AlGaIn/GaN metal-insulator-semiconductor high-electron-mobility transistors

Tian-Li Wu, Denis Marcon, Benoit Bakeroot, Brice De Jaeger, H. C. Lin, Jacopo Franco, Steve Stoffels, Marleen Van Hove, Robin Roelofs, Guido Groeseneken, and Stefaan Decoutere

Citation: *Applied Physics Letters* **107**, 093507 (2015); doi: 10.1063/1.4930076

View online: <http://dx.doi.org/10.1063/1.4930076>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/107/9?ver=pdfcov>

Published by the [AIP Publishing](#)

Articles you may be interested in

[Improved linearity in AlGaIn/GaN metal-insulator-semiconductor high electron mobility transistors with nonlinear polarization dielectric](#)

Appl. Phys. Lett. **106**, 243501 (2015); 10.1063/1.4922724

[O₃-sourced atomic layer deposition of high quality Al₂O₃ gate dielectric for normally-off GaN metal-insulator-semiconductor high-electron-mobility transistors](#)

Appl. Phys. Lett. **106**, 033507 (2015); 10.1063/1.4906601

[High breakdown voltage in AlN/GaN metal-insulator-semiconductor high-electron-mobility transistors](#)

J. Vac. Sci. Technol. B **32**, 051204 (2014); 10.1116/1.4891966

[A comprehensive analytical model for threshold voltage calculation in GaN based metal-oxide-semiconductor high-electron-mobility transistors](#)

Appl. Phys. Lett. **100**, 113509 (2012); 10.1063/1.3694768

[Improved two-dimensional electron gas transport characteristics in AlGaIn/GaN metal-insulator-semiconductor high electron mobility transistor with atomic layer-deposited Al₂O₃ as gate insulator](#)

Appl. Phys. Lett. **95**, 223501 (2009); 10.1063/1.3268474

The logo for AIP APL Photonics is displayed in a white font on a red background. The letters 'AIP' are large and bold, followed by a vertical bar and the words 'APL Photonics' in a smaller font.

AIP | APL Photonics

APL Photonics is pleased to announce
Benjamin Eggleton as its Editor-in-Chief



Correlation of interface states/border traps and threshold voltage shift on AlGaN/GaN metal-insulator-semiconductor high-electron-mobility transistors

Tian-Li Wu,^{1,2,a)} Denis Marcon,¹ Benoit Bakeroot,^{1,3} Brice De Jaeger,¹ H. C. Lin,¹ Jacopo Franco,¹ Steve Stoffels,¹ Marleen Van Hove,¹ Robin Roelofs,⁴ Guido Groeseneken,^{1,2} and Stefaan Decoutere¹

¹imec, Kapeldreef 75, 3001 Leuven, Belgium

²Department of Electrical Engineering, KU Leuven, Leuven, Belgium

³Centre for Microsystems Technology, Ghent University, 9052 Gent, Belgium

⁴ASM, Kapeldreef 75, 3001 Leuven, Belgium

(Received 29 June 2015; accepted 24 August 2015; published online 2 September 2015)

In this paper, three electrical techniques (frequency dependent conductance analysis, AC transconductance (AC- g_m), and positive gate bias stress) were used to evaluate three different gate dielectrics (Plasma-Enhanced Atomic Layer Deposition Si_3N_4 , Rapid Thermal Chemical Vapor Deposition Si_3N_4 , and Atomic Layer Deposition (ALD) Al_2O_3) for AlGaN/GaN Metal-Insulator-Semiconductor High-Electron-Mobility Transistors. From these measurements, the interface state density (D_{it}), the amount of border traps, and the threshold voltage (V_{TH}) shift during a positive gate bias stress can be obtained. The results show that the V_{TH} shift during a positive gate bias stress is highly correlated to not only interface states but also border traps in the dielectric. A physical model is proposed describing that electrons can be trapped by both interface states and border traps. Therefore, in order to minimize the V_{TH} shift during a positive gate bias stress, the gate dielectric needs to have a lower interface state density and less border traps. However, the results also show that the commonly used frequency dependent conductance analysis technique to extract D_{it} needs to be cautiously used since the resulting value might be influenced by the border traps and, vice versa, i.e., the g_m dispersion commonly attributed to border traps might be influenced by interface states. © 2015 AIP Publishing LLC. [<http://dx.doi.org/10.1063/1.4930076>]

Gallium Nitride (GaN) based metal-insulator-semiconductor high electron mobility transistors (MIS-HEMTs) are highly promising for power switching applications.¹ However, the threshold voltage (V_{TH}) instability of MIS-HEMTs remains a critical issue. Especially, V_{TH} hysteresis after a positive gate voltage sweep and V_{TH} shift during a positive bias gate stress^{2–5} are important reliability challenges. Therefore, it is important to understand the origin of V_{TH} shift in order to provide technology solutions to minimize these instability issues. We can distinguish two main types of papers in literature. A first type focuses on the analysis of the V_{TH} drift during stress.^{3–5} In contrast, a second type focuses on the characterization of the quality of the gate dielectrics in terms of interface states and border traps on the fresh devices^{6–9} without discussing the implications on V_{TH} instability during operations. The link between these two type of analyses is still unclear. In this work, we compare three different gate dielectrics: Rapid Thermal Chemical Vapor Deposition (RTCVD) Si_3N_4 , Atomic Layer Deposition (ALD) Al_2O_3 , and Plasma-Enhanced Atomic Layer Deposition (PEALD) Si_3N_4 , by means of (1) a conventional frequency dependent conductance analysis, (2) an AC transconductance (AC- g_m) technique, and (3) a study of the V_{TH} shift after a positive gate bias. By correlating the results of the electrical analyses, the physical mechanism behind the V_{TH} instability is proposed.

All wafers were fabricated with a Au-free CMOS-compatible process on 200mm Czochralski-grown $\langle 111 \rangle$ Si wafers with a resistivity of 10 $\Omega\cdot\text{cm}$, starting with an AlN nucleation layer, a 2.3 μm AlGaIn buffer, a 150 nm GaN channel, a 15 nm $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ barrier, and a 3 nm GaN cap layer, which is used to avoid the oxidation of the AlGaIn barrier. The epitaxy of the GaN cap/AlGaIn/GaN stack was grown by means of metalorganic chemical vapor deposition (MOCVD) at a temperature of 1010 °C with Trimethylgallium (TMGa), trimethylaluminum (TMAI), and Ammonia as precursors for Ga, Al, and N, respectively. The 2DEG resistivity is approximately 450 Ω/sq . Atomic Layer Etching (ALE) process was used to recess the AlGaIn barrier by means of cycles of oxidation and lower power BCl_3 etching. Unlike fully recessed gate Metal-Insulator-Semiconductor Field-Effect Transistors (MIS-FETs), where the channel is touching the gate dielectric, several device properties could be easily influenced by the proximity of the dielectric, e.g., electron mobility and subthreshold swing. The partial recessed gate structure focuses on trapping phenomena without these influences since the channel between AlGaIn barrier and GaN buffer is not touching the gate dielectric. Therefore, this study was performed on recessed gate devices with 3.7 nm AlGaIn barrier thickness remaining under the gate dielectric (Fig. 1) and with three different gate dielectrics: 15 nm PEALD Si_3N_4 deposited in an ASM system, 15 nm ALD Al_2O_3 , and a 15 nm RTCVD Si_3N_4 . PEALD Si_3N_4 film (N-rich) was deposited at 300 °C with SiH_4 and N_2 alternating cycles of SiH_4 and N_2 as precursors,¹⁰

^{a)}Email: Tian-Li.Wu@imec.be




FIG. 1. Cross-section of a recessed gate AlGaIn/GaN MIS-HEMT.

RTCVD Si₃N₄ film (Si-rich) was deposited under 700 °C with SiH₄ and NH₃ as precursors, and ALD Al₂O₃ film was deposited at 300 °C with TMA and H₂O as precursors. The gate dielectric is annealed at 700 °C for 1 min in forming gas (10% H₂, 90% N₂). The CMOS compatible gate metal stack consists of 30/20/250 nm W/Ti/Al, and the ohmic metal stack used consists of 5/100/60 nm Ti/Al/TiN, resulting in a contact resistance of 0.65 Ω mm.¹¹

Fig. 2 shows typical I_D-V_G characteristics of devices with the three different gate dielectrics. The different V_{TH} values are most probably due to the different fixed charges brought by different gate dielectrics.¹²

The frequency-dependent conductance technique was proposed by Nicollian and Goetzberger¹³ and has been successfully applied to characterize the interface states for depletion-mode (D-mode) AlGaIn/GaN MIS-HEMTs.^{6,7} Considering the case in AlGaIn/GaN MIS-HEMTs, a positive gate bias is needed to transfer the electrons from the channel to the interface between the AlGaIn barrier and the gate dielectric where electrons might be trapped at interface states.

The following conditions were measured on the capacitor structures: V_G = 2.4 V–3.4 V (RTCVD Si₃N₄), V_G = 2.6–3.6 V (ALD Al₂O₃), and V_G = 3 V–4 V (PEALD Si₃N₄). The slightly




FIG. 4. D_{it} values extracted from the frequency dependent conductance technique for MIS-HEMTs with different gate dielectrics. The trap state energy was estimated based on the Shockley–Read–Hall statistical model with a capture cross-section of $1 \times 10^{-15} \text{ cm}^2$.

different measuring conditions were chosen depending on $V_{G, \text{spill-over}}$ where the electrons start accumulating below the interface³ as schematically shown in Fig. 3.

However, one of the most critical assumptions in this technique is that electrons only interact with the interface states without considering the influence of border traps in the gate dielectric.¹³ Fig. 4 shows the extracted D_{it} values at the interface between the gate dielectric and the AlGaIn barrier. The D_{it} is significantly lower for the device with a PEALD Si₃N₄ ($D_{it} \sim 1 \times 10^{11} - 2.3 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$) gate dielectric than for the device with an ALD Al₂O₃ ($D_{it} \sim 2.2 \times 10^{13} - 2.4 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$) or an RTCVD Si₃N₄ ($D_{it} \sim 3.3 \times 10^{13} - 3.5 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$) gate dielectric. A recent publication¹⁴ indicates that the conventional conductance measurement could underestimate the interface states value. For this reason, two additional electrical evaluations were used: AC- g_m dispersion^{8,15} and the V_{TH} shift during a positive gate bias stress.




FIG. 2. I_D-V_G characteristics (linear-linear scale (a) and logarithmic-linear scale (b)) of devices with different gate dielectrics.




FIG. 3. Schematic band diagram of a GaN based MIS-HEMT in thermal equilibrium (a) and in the spill-over case where a second channel at the dielectric interface is generated (b).




FIG. 5. The AC- g_m curves for RTCVD Si_3N_4 (a), ALD Al_2O_3 (b), and a PEALD Si_3N_4 (c) gate dielectric. Comparison of the peak AC- g_m frequency dispersion (d).

The AC transconductance (AC- g_m) technique was developed to examine the effect of border traps on the carrier transport, and it is assumed that the AC- g_m dispersion reflects the border trap density in the gate dielectric.^{8,15} Significant g_m peak dispersion with respect to the different frequencies was observed, both for devices with RTCVD Si_3N_4 (Fig. 5(a)) and an ALD Al_2O_3 (Fig. 5(b)) gate dielectric. In contrast, significantly lower g_m peak dispersion was observed on the device with a PEALD Si_3N_4 gate dielectric as shown in Figs. 5(c) and 5(d). Consequently, based on the analysis from the conventional conductance method and AC- g_m dispersion, PEALD Si_3N_4 layer shows both a smaller D_{it} and less border traps compared to the other two gate dielectrics.

Analysis of the V_{TH} shift during a positive gate bias stress was the third technique we applied to compare the three different dielectrics. In order to avoid the pre-charge or discharge during each $I_D V_G$ sweep, similar to Refs. 4 and 16, the $I_D V_G$ was only measured up to the threshold voltage (V_{TH}) ($V_{meas} = V_{TH}$ shown in the inset of Fig. 6) value with respect to the fresh device with 1 ms delay after stress. The threshold voltage shift was estimated from the drain current degradation as shown in Fig. 6. A shift of the threshold




FIG. 6. V_{TH} shift vs stress time for devices with RTCVD Si_3N_4 , ALD Al_2O_3 , and PEALD Si_3N_4 as a gate dielectric.

voltage (ΔV_{TH}) was observed already for short stress time (2 s) for the devices with a RTCVD Si_3N_4 and a ALD Al_2O_3 gate dielectric. Again, the devices with a PEALD Si_3N_4 gate dielectric show the smallest V_{TH} shift.

Fig. 7 shows a summary of D_{it} , g_m peak dispersion and the V_{TH} shift. Note that the V_{TH} shift values were extrapolated after a 2 s stress as shown in Fig. 6. We observe a high correlation between D_{it} , g_m peak dispersion, and V_{TH} shift. This indicates that the V_{TH} shift is not only due to the interface states but also to the border traps inside the gate dielectric. As shown in Fig. 8, the conduction band of the AlGaN barrier is pulled down for a positive gate voltage. Hence, the electrons can be transferred from the channel to the interface between the gate dielectric and the AlGaN barrier, where they are trapped by interface states or border traps, leading to a V_{TH} shift. From this point of view, in order to minimize the V_{TH} shift, a good gate dielectric should both have a low interface state density and a low amount of border traps. However, it is important to note that (1) the frequency conductance technique was originally developed to characterize




FIG. 7. D_{it} and g_m peak dispersion vs V_{TH} shift. The D_{it} values were extrapolated for $E_C - E_T \sim 0.32$ eV–0.33 eV as shown in Fig. 3. V_{TH} shift values were extrapolated after a 2 s stress shown in Fig. 6.




FIG. 8. Schematic of interface states and border traps in the a AlGaIn/GaN MIS-HEMT (a) and band diagram (b).

interfaces with the physical assumption that the electrons only interact with the interface states,¹³ and (2) the AC transconductance (AC- g_m) technique was originally used to examine the effect of border traps on the carrier transport without considering the impact from the interface states.⁸ However, such a high correlation between D_{it} , g_m peak dispersion, and V_{TH} hysteresis suggests that the D_{it} values from typical conductance measurement could be influenced by border traps, especially since a high positive gate bias is needed (more than 2 V) to allow electrons to be injected across the AlGaIn barrier and to interact with the gate dielectric interface in D-mode AlGaIn/GaN MIS-HEMTs. On the other hand, the peak g_m dispersion could be affected by the interface states as well.

In this work, we used three different gate dielectrics to study the correlation between interface states, border traps, and V_{TH} shift during a positive gate bias stress. We conclude that the V_{TH} shift is highly related to the interface state density D_{it} and to the border traps, indicating that the electrons are trapped by both the interface states and the border traps. In order to minimize the V_{TH} instability in MIS-HEMTs, a gate dielectric with both a low D_{it} and a small amount of border traps is needed, e.g., PEALD Si_3N_4 . We also showed that the frequency dependent conductance analysis and AC- g_m method need to be carefully used since the border traps influence the D_{it} measurement results and vice versa.

¹M. A. Khan, G. Simin, J. Yang, J. Zhang, A. Koudymov, M. Shur, R. Gaska, R. X. Hu, and A. Tarakji, *IEEE Trans. Microwave Theory Tech.* **51**, 624 (2003).

²T.-L. Wu, D. Marcon, M. Zhaid, M. Van Hove, S. Decoutere, and G. Groeseneken, in *Proceedings IEEE International Reliability Physics Symposium (IRPS)* (IEEE, 2013), pp. 3C.5.1–3C.5.7.

³P. Lager, P. Steinschifter, M. Reiner, M. Stadtmüller, G. Denifl, A. Naumann, J. Müller, L. Wilde, J. Sundqvist, D. Pogany, and C. Ostermaier, *Appl. Phys. Lett.* **105**, 033512 (2014).

⁴P. Lager, C. Ostermaier, G. Pobegen, and D. Pogany, *Proc. IEDM 2012*, 13.1.1–13.1.4.

⁵G. P. Lansbergen, K. Y. Wong, Y. S. Lin, J. L. Yu, F. J. Yang, C. L. Tsai, and A. S. Oates, in *Proceedings of the IEEE International Reliability Physics Symposium (IRPS)* (IEEE, 2014), pp. 6C.4.1–6C.4.6.

⁶X.-H. Ma, J.-J. Zhu, X.-Y. Liao, T. Y. Yue, W.-W. Chen, and Y. Hao, *Appl. Phys. Lett.* **103**, 033510 (2013).

⁷A. Perez-Tomas, A. Fontseré, S. Sanchez, M. R. Jennings, P. M. Gammon, and Y. Cordier, *Appl. Phys. Lett.* **102**, 023511 (2013).

⁸X. Sun, O. I. Saadat, K. S. Chang-Liao, T. Palacios, S. Cui, and T. P. Ma, *Appl. Phys. Lett.* **102**, 103504 (2013).

⁹S. Liu, S. Yang, Z. Tang, Q. Jiang, C. Liu, M. Wang, B. Shen, and K. J. Chen, *Appl. Phys. Lett.* **106**, 051605 (2015).

¹⁰S. W. King, *J. Vac. Sci. Technol. A* **29**, 041501 (2011).

¹¹A. Firrincieli, B. De Jaeger, S. You, D. Wellekens, M. Van Hove, and S. Decoutere, *Jpn. J. Appl. Phys.* **53**, 04EF01 (2014).

¹²J. Son, V. Chobpattana, B. M. McSkimming, and S. Stemmer, *Appl. Phys. Lett.* **101**, 102905 (2012).

¹³E. H. Nicollian, *MOS Physics and Technology* (John Wiley & Sons, 1982).

¹⁴M. Capriotti, P. Lager, C. Fleury, M. Oposich, O. Bethge, C. Ostermaier, G. Strasser, and D. Pogany, *J. Appl. Phys.* **117**, 024506 (2015).

¹⁵D. Lin, A. Alian, S. Gupta, B. Yang, E. Bury, S. Sioncke, R. Degraeve, M. L. Toledano, R. Krom, P. Favia, H. Bender, M. Caymax, K. C. Saraswat, N. Collaert, and A. Thean, *Proc. IEDM 2012*, 28.3.1–28.3.4.

¹⁶J. Franco, A. Alian, B. Kaczer, D. Lin, T. Ivanov, A. Pourghaderi, K. Martens, Y. Mols, D. Zhou, N. Waldron, S. Sioncke, T. Kauerauf, N. Collaert, A. Thean, M. Heyns, and G. Groeseneken, in *Proceedings of the IEEE International Reliability Physics Symposium (IRPS)* (IEEE, 2014), pp. 6A.2.1–6A.2.6.