**Deep-Level Transient Spectroscopy of Al/a-Si:H/c-Si structures for heterojunction solar cell applications**

E. Simoena, V. Ferro, and B.J. O’Sullivan

Imec, Kapeldreef 75, B-3001 Leuven, Belgium

**Abstract**

A Deep Level Transient Spectroscopy (DLTS) study is performed on Metal-Insulator-Semiconductor (MIS) capacitors with a 70 nm amorphous silicon (a-Si:H) passivation layer, in order to study the electrically active defects present at the n- or p-type crystalline silicon (c-Si)/a-Si:H heterojunction. Trap filling kinetics identify two types of traps, namely, Pb0 dangling bond centers at the Si(100) interface and similar D centers in the a-Si:H, which are in close proximity to the interface and giving rise to a dominant peak around silicon midgap. The distinction between both kinds of deep levels is based on the carrier capture behavior, which is more point-defect-like for the Pb0 centers and varies according to the logarithm of the voltage pulse duration for the D defects, indicating capture of majority carriers from the substrate by tunneling into a-Si:H, the densities of which are correlated with capacitance-voltage measurements. This directly demonstrates that the recombination properties of the c-Si/a-Si:H interface are both determined by Pb0 and D defect states.

**PACS numbers: 73.40.Qv; 73.50.Gr; 73.61.Jc**

**Introduction**

Attaining high efficiency solar cells requires effective collection of the photo-generated carriers, so any mechanism whereby these carriers recombine will limit cell performance. Methods employed to ensure this include use of heterojunctions, efficient passivation layers, or even passivated contacts.1,2 That such efforts are considered highlights the significance of defects in these devices, and justifies the objective of controlling their densities. In the case of silicon solar cells, defects can be present in the bulk of the silicon layer, in passivation layers, at the c-Si/passivation layer interface, or at the region where the metal contacts the heavily doped silicon layer. The bulk layer characteristics, and defects therein, are strongly material dependent, and the use of single crystal silicon can enable low defect densities. At the interface between crystalline silicon and an amorphous passivating layer (for instance SiO2, Al2O3, a-Si:H, or Si3N4) the defect densities are very process specific, so any given cell design will have to be engineered to control these interfaces. Defects at the c-Si/passivating layer interface result in an increased saturation current density, which consequently reduces the device open circuit voltage, and cell efficiency.3 To this end, the open circuit voltage is a monitor for the recombination within a solar cell, and some of the highest values reported (for silicon solar cells) have been obtained for a-Si:H/c-Si heterojunction type cells, where values up to 740 mV have been achieved. Indeed, the record silicon solar cell efficiency has been reached by an heterojunction silicon solar cell, which was recently reported with 25.6% efficiency. 4 Of course, another advantage inherent in incorporating a material with a bandgap higher than crystalline silicon (such as amorphous silicon) is the repulsion of minority carriers, and enabling their collection at the appropriate terminal.

Quantifying the defects present in the a-Si:H/c-Si type solar cell offer further understanding and serves as a pre-requisite for achieving such values, and provides the focus of this work. Amorphous silicon layers, on c-Si substrates when measured cryogenically, exhibit low conductivity, and in fact, behave as insulating layers for a-Si:H layers of ≥50 nm thickness. 5 Of course, this finding opens the door for Metal-Insulator-Semiconductor (MIS) technology to be applied, thereby enabling techniques developed for CMOS technologies and brings new understanding to the layers in question.

Recently, it has been shown that capacitance based measurements of a-Si:H enable the calculation of defect densities at the c-Si/a-Si:H interface, and indeed in the a-Si:H bulk.5 In this study, these measurements are complemented by Deep Level Transient Spectroscopy (DLTS), a technique which can probe the electrical activity of defects in the a-Si:H layers, and those located at its interface with the c-Si base material. Such analysis builds on the studies performed on the c-Si/SiO2 interface 6-9 and on some early DLTS analysis of a-Si:H-based MIS structures. 10,11 Compared with the CV analysis reported on similar samples previously,5 additional information is gained on the distribution of the Density-of-States (DOS) with respect to the energy in the silicon band gap and on the associated capture cross sections for electrons (n-Si) and holes (p-Si). In this case, we also report the results of intrinsic amorphous silicon, where any impact of a doped layer previously present is removed. It is shown here that both dangling bond Pb0 centers at the a-Si:H/c-Si interface and D centers in the a-Si:H layer can be detected, whereby the distinguishing parameter is the trap filling kinetics. While in the first case, the DLTS peak amplitude saturates for long filling pulse duration (tp), a logarithmic increase with tp is found in the second case. This points to the tunneling of carriers into so-called border traps (BTs) present in the a-Si:H layer.8,9,12 In this way, such border traps can also contribute to the interface recombination properties of c-Si/a-Si:H heterojunction solar cells.

**Experimental details**

In this work, starting substrates were mirror polished n-type and p-type Czochralski (CZ)-silicon, with resistivity in the range 1-10 Ohm.cm for the boron doped (p-Si) and 1-5 Ohm.cm for the phosphorus doped (n-Si) cases. Wet chemical cleaning was performed, (H2SO4/H2O2, 10 minutes), followed by a de-ionised water rinse. This was followed by an HF step (1%, 2 minutes) to ensure a hydrophobic surface, shortly before passivation layer processing, all performed in a cleanroom environment. The a-Si:H stacks examined were deposited in an Oxford Instruments parallel plate Plasma Enhanced Chemical Vapor Deposition (PECVD) reactor, operating at 13.56 MHz. The deposition was performed at 1.7 Torr, with SiH4 (25 sccm) and H2 (75 sccm), at 45 mW/cm2 power density. An *in-situ* hydrogen plasma step was subsequently executed, to enhance the passivation of the intrinsic a-Si:H layer.13 PECVD processes were executed at ~200oC.

Metallisation was performed by thermal evaporation of aluminium, using an Alcatel system at a deposition rate of ~60 nm/minute. The maximum temperature the sample experienced was less than 100oC, as detected using temperature strips co-mounted in the process chamber. The thickness of the intrinsic a-Si:H layer was approximately 70 nm. The relative permittivity of the intrinsic a-Si:H layers examined lies in the range 9-10, and the lower value than for c-Si (11.7) is consistent with the hydrogen incorporation in the layer. Although the intrinsic layer thickness is higher than that used in heterojunction devices,14 this value is used to prevent excessive conduction in the capacitance-measurements due to the band structure and low bandgap of the a-Si:H layer (1.75 eV, as determined by spectroscopic ellipsometry, compared to 9.0 eV for SiO2).

High frequency capacitance voltage (CV) analysis was performed on the a-Si:H samples, at temperatures from ~74 K to ~320 K; an example is shown in Fig. 1 for an MIS capacitor on a p- and n-type c-Si substrate, where the aluminium contact is defined as the gate, as per Metal-Oxide-Semiconductor (MOS) technology nomenclature. The voltage required to attain flat band condition (flat-band voltage, or Vfb) can be instructive to evaluate the charge levels in the films, and was evaluated from the high frequency CV data, using the flat band capacitance method, as described in [15]. Bulk and interface charge density estimation in the a-Si:H layers were derived from this Vfb value, using the methodology highlighted previously.5 The substrate doping density Ndop has been calculated from the CV in deep depletion, correcting for the insulator capacitance in accumulation. This gives typical values in the order of 1.7×1015 cm-3 (n-Si) and 4.5×1015 cm-3 (p-Si).

 Capacitance DLTS has been performed using a Fourier-Transform-based digital system, with a capacitance bridge operated at a fixed frequency of 1 MHz. MIS capacitors with a diameter of 500 m have been characterized by Current-Voltage (IV), CV and DLTS. A bias pulse from depletion into accumulation was applied to the gate contact, while the c-Si substrate was grounded. Typical pulses are from +1 V to -1 V for the p-type and from -1 V to +1 V for the n-Si capacitors. The maximum accumulation voltage was limited by the high forward leakage current through the MIS structures. Samples were mounted in a liquid-nitrogen flow cryostat, enabling temperature (T) scan DLTS from about 75 K to slightly above room temperature (320 K). At the same time, isothermal frequency-dependent scans at a constant temperature have also been performed, whereby the sampling time constant (tw) was varied in the range from 1 ms to 10 s.It corresponds approximately with the period between two consecutive bias pulses and determines the emission time constant (or rate window) as defined by Eq. (12) in Ref. [16]. The trap filling was investigated by measuring the DLTS peak amplitude (~C) in function of the pulse duration tp at room temperature (RT).

**Results**

Capacitance voltage measurements were performed on the n- and p-Si samples, at temperatures in the range 74 K and 320 K, and the results are shown in Fig. 1. The plots clearly demonstrate a negative Vfb shift (upon cooling) on p-Si substrates, and a positive Vfb shift (upon cooling) for n-Si substrates. These trends point towards the presence of donor traps in the lower region of the bandgap (i.e., from EF p-Si @ 77K to EF p-Si @ 320K, with EF p-Si the Fermi level at the interface atthe respective temperatures in p-type Si), and acceptor traps in the upper half of the silicon bandgap (i.e., from EF n-Si @ 77K to EF n-Si @ 320K, with EF n-Si the Fermi level at the interface atthe respective temperatures in n-type Si). Such a trend has previously been shown for the Si/SiO2 interface and the interface defects responsible for this trend identified as Pb0 silicon dangling bonds by Electron Spin Resonance (ESR).17

The data measured at 77K at different frequencies f, on both n- and p-Si is shown in Fig. 2, while in this case a double CV sweep is presented, with the device biased from accumulation to depletion and back to accumulation. Immediately evident is the large hysteresis present in both cases, where the sweep from accumulation has ~400 mV lower (higher) flat band voltage for p-Si (n-Si). This trend has been demonstrated previously, on intrinsic/p+ a-Si:H samples, where it was attributed to defects in the intrinsic a-Si:H layers.4 This assertion can clearly be confirmed by these results, given there is no doped layer present in this case. The density of defects responsible for this feature is evaluated as ~6×1011 cm-2, assuming a uniform defect distribution throughout the intrinsic a-Si layers with a volume density of 8.5×1016 cm-3 for both the n- and p-Si substrates. This uniform distribution has been derived previously from the variation in the magnitude of the hysteresis V with the thickness of the intrinsic a-Si:H layer, using Dt=Ca-Si:HV/q (in cm2), with Ca-Si:H the capacitance per unit of area of the a-Si:H layer and q the elementary charge. 5 The density of states at the c-Si/a-Si:H interface is evaluated as ~4x1011 cm-2, where the density is evaluated between the Fermi levels in p-Si and n-Si, which, at 77K is ~1.05 eV, so effectively this is the interface state density at the c-Si/a-Si:H interface.

In Fig. 3, the IV and 1-MHz CV characteristics at RT of an n-Si MIS capacitor are shown, together with the applied bias pulse during DLTS from the quiescent reverse bias (VR) to the pulse bias (VP). In principle, both traps in the c-Si depletion region, at the a-Si:H/c-Si interface and BT in the dielectric can be filled during this pulse. As shown in the isothermal spectrum of Fig. 4, a broad peak is observed at 295 K for a pulse from -1 V to +1 V, while at the same time, for a pulse limited to the silicon depletion region from -1 V to 0 V, a negligible signal is observed, indicating no deep levels in the n-Si substrate above the DLTS detection limit of about 10-4×Ndop, i.e., above a few 1011 cm-3. This implies that the deep levels are present either at the interface or in the undoped a-Si:H.6 At the same time, there is no evidence of a so-called minority carrier inversion response of the capacitance to the bias pulse,18,19 so that we can safely rule out this possible cause for the DLTS peaks.

The trap filling curve of Fig. 5 is instructive for the nature of the deep levels observed in the RT spectrum of Fig. 4. It is found that for tp between 100 ns and 0.01 s the DLTS amplitude increases proportional with ln(tp). In the case of a MIS capacitor, this points to majority carriers which tunnel into traps in the dielectric, whereby the tunneling depth d increases with ln(tp).8,9,12 This explains the increase of the DLTS amplitude (C) with tp: as the number of filled traps during the bias pulse increases with the tunneling distance in the a-Si:H (i.e., proportionally with ln(tp)~d), the capacitance transient will be generated through thermal emission of the carriers from a higher surface density of traps, given by d×Nt (in cm-2), with Nt the trap concentration in a-Si:H (in cm-3). The fact that a linear relationship is found over more than five decades confirms a rather uniform trap concentration Nt over the tunneling distance probed by the carriers. The reason for the apparent saturation of the DLTS signal beyond 0.01 s in Fig. 5 is in the first instance related with the re-emission of carriers from the traps in the a-Si:H to the c-Si substrate during the trap filling,9 since the electron barrier between a-Si:H and c-Si is rather low.20,21 The electron emission time constant corresponding with Fig. 5 is n~2.5 ms, which corresponds approximately with the tp where the DLTS signal starts to saturate. In the event of significant re-emission, only a fraction 1/[1+entp] of the traps will become filled at the tunneling depth defined by tp, so that for a sufficiently long pulse, no additional traps in the a-Si:H layer will become filled during the pulse, leading to a saturation of the DLTS amplitude.

Finally, Fig. 6 represents typical DLT-spectra for an n-Si MIS capacitor between 75 K and 320 K, for different filling pulse durations. Again, one can derive from the -1 V to 0 V spectrum that the depletion region in the c-Si substrate is free from deep levels within the detection limit of the technique. This indicates good quality defect-free silicon, a requirement for devices with high open circuit voltage/efficiency. Also no inversion response of the MIS capacitor is found in the temperature range studied.

For the -1 V to 1 V spectra, a clear peak with maximum at 260 K and a tail extending to lower temperatures is found, whereby the amplitude increases with tp. This can be compared with the broad feature in Fig. 4, showing the same peak at room temperature and as a function of the sampling time, extending the range to longer emission time constants beyond the fixed value of 222 ms of Fig. 6, which is approximately tw/2. 16 In some measurement conditions, a smaller peak around 130 K, shown in the inset of Fig. 6 can be clearly distinguished. Its DLTS peak width is more typical for a point defect, compared with the broad feature of the dominant signal. Moreover, the amplitude does not change by varying the pulse duration between 100 s and 10 ms, indicating complete trap filling below 100 s pulse duration. Its different appearance and response to tp indicates that a second type of defects is observed in the n-Si MIS capacitors; moreover, they are absent in the -1 V→0 V spectrum of Fig. 6, so that it strongly suggests the presence of a deep level at the a-Si:H/n-Si interface.6

Quite symmetric behavior is observed for the p-Si counterparts. As can be seen from Fig. 7, the 1-MHz capacitance in accumulation suffers from the high forward conduction, consistent with the low barrier heights at the c-Si/a-Si:H interface. Again, a rather broad peak is found at RT in the isothermal spectrum of Fig. 8 for a pulse from +1 V to -1 V, while the silicon depletion region is free from deep levels, according to the +1 V→0 V trace. The filling kinetics follows an ln(tp) law over at least three decades, followed by a saturation of the DLTS amplitude (Fig. 9), analogue as for the n-Si case. Besides the impact of the re-emission of holes from the traps in the a-Si to the c-Si substrate, the high electron leakage current injected from the negatively biased Al gate during the voltage pulse in p-Si capacitors also contributes to the saturation of the DLTS amplitude. These electrons can recombine with trapped holes in the deep-level centers during the pulse, reducing therefore the density of filled traps according to the ratio of nn/pp. It may explain the lower trap density found in the p-type samples compared with the n-Si counterparts, as reported below.

Comparing the peak amplitudes in Figs 5 and 9 indicates similar trap concentrations for both n- and p-type samples (to within 20 %). Figure 10 represents the DLT-spectra for different pulse lengths, showing a broad peak at about 300 K, which increases with tp in the range investigated. Judging from the +1V→0 V spectrum, no deep levels are observed in the silicon depletion region from 75 K up to 320 K. Finally, the activation energy Et and electron (n) and hole (p) capture cross section obtained from an Arrhenius plot in the peak maxima of Figs 6 (n-Si) and 10 (p-Si) are represented in Table I, revealing around silicon midgap position in both cases and about 50 times higher hole versus electron capture cross section.

**Discussion**

 The foregoing results can be summarized as follows: in a-Si:H MIS capacitors on p- and n-type c-Si, a broad peak is observed with position around the silicon midgap (Table I). The peak amplitude (or equivalent, the trap concentration) evolves over at least three decades proportional with ln(tp), which is interpreted as resulting from a separation between the traps in the dielectric and the free carriers at the interface. Therefore, carrier capture is believed to occur through tunneling. In the case of purely elastic tunneling, the capture time can be written as:12

 tp=0exp(td) (1)

with 0 the capture time at the interface (d=0) and t the tunneling parameter, defined by:

 $α\_{t}=\frac{2}{ħ}\sqrt{2qm\_{a-Si}Ф\_{it}}$ (2)

In Eq. (2), q is the elementary charge, ħ the reduced constant of Planck, ma-Si the tunneling effective mass in the a-Si:H and it the potential barrier for tunneling. Filling in realistic values for the parameters in Eqs (1)-(2) results in an estimated tunneling distance of about 4.5 nm (p-Si) to 6.4 nm (n-Si), corresponding with a filling time tp of 10 ms. This is in line with other estimates in the literature.22 The difference in tunneling distance between n- and p-Si is in the first instance related with the different barrier height at the a-Si:H/c-Si interface, being smaller for n-type substrates. Note, however, that these estimates are to be considered upper limits for the tunneling depth, neglecting possible multi-phonon relaxation upon capture and, thus, the occurrence of capture by inelastic tunneling. 23

In order to quantify the equivalent surface trap density (Dt), the Nt in the a-Si:H is considered uniform (as shown by the CV hysteresis analysis) and it is furthermore assumed that the DLTS signal increases proportionally with the tunneling depth, so that Dt=Nt×d cm-2. On the other hand, the surface density of states (DOS) in a MIS capacitor can be derived from:5,22

 $D\_{t,ins}=\frac{ε\_{Si}AC\_{ins}N\_{dop}∆C}{βkTC\_{R}^{3}}$ (in cm-2eV-1) (3)

In Eq. (3), Si is the permittivity of silicon ~10-12 F/cm, A the area of the capacitor, Cins the a-Si:H capacitance (in F), Ndop is 4.5x1015 cm-3 (p) and 1.7x1015 cm-3 (n). Finally,  is a semi-empirical peak width factor, estimated 2.5 from the Full Width at Half Maximum of the theoretical b1 Fourier transform DLTS signal 16 and k is Boltzmann’s constant. CR is the quiescent capacitance at VR and C is the capacitance transient amplitude, which is proportional with the vertical axis in Figs 6 and 10.

 To convert the T-axis into an activation energy, use is made of: 24

 $E\_{t}=E\_{V,Si}+kTln(σ\_{p}×3.33×10^{21}T^{2}τ\_{0})$ (p-Si) (4a)

 $E\_{t}=E\_{C,Si}-kTln(σ\_{n}×8.23×10^{21}T^{2}τ\_{0})$ (n-Si) (4b)

with 0 the emission time constant and n, p reported in Table I. EV,Si and EC,Si are the valence band maximum and the conduction band minimum in silicon, respectively. To refer the activation energy in the case of n-Si to the valence band maximum, the activation energies obtained from Eq. (4b) are subtracted from the temperature dependent band gap EG,Si, calculated from: 25,26

 $E\_{G,Si}\left(T\right)=1.17-\frac{4.73×10^{-4}×T^{2}}{T+636}$ (in eV) (5)

The resulting DOS (or Dt,ins) versus activation energy for an n- and p-type c-Si MIS capacitor is shown in Fig. 11. The surface densities (Dt and Dit) corresponding with the different peaks are summarized in Table I and are obtained by integrating the area under the DOS peaks. It can be observed that the dominant peak in both types of samples occurs at approximately the same position in the silicon bandgap, with a similar DOS, indicating that capture and emission to the same band of defects in the a-Si:H is likely to happen in both cases. The respective peak positions correspond with the activation energies mentioned in Table I, derived from an Arrhenius plot in the peak maximum. It is clear from Fig. 11 that the energy range of the DOS depends on the value for the capture cross section, used to convert the temperature into an activation energy axis, based on Eqs (4). This can be derived from the second p-Si peak in Fig. 11, which has been calculated assuming a hole capture cross section equal to the n value in Table I and showing an energy shift of the DOS by about 0.1 eV to lower values. In fact, it is likely that the capture cross section depends on the activation energy and moreover, is thermally activated (inelastic tunneling), which will change slightly the shape of the DOS in Fig. 11. Nevertheless, a good agreement has been obtained between the Dt derived from DLTS in Table I and the data extracted from the hysteresis in the CV curves mentioned before, where values of 6×1011 cm-2 were calculated on both n- and p-type Si substrates.

When comparing the Dt and Dit data in Table I, it is obvious that the Dit in n-Si is about ten times higher than in p-Si. This is related to the fact that the total area under the feature indicated as Pb00/- in Fig. 11 has been used to derive the Dit, which also contains a contribution of the broad D center peak. The Dit in p-Si suffers less from this and shows a value which is typical for a well-passivated Si surface. Overall, the global density Dt+Dit is within 10 % the same for n- and p-Si, which is within the estimated error bar of 20 % for the trap densities.

In Fig. 11, the main peak has been ascribed to the dangling bond (D) centers in the a-Si:H, which can communicate with the carriers in the c-Si substrate and, hence, have an impact on the recombination lifetime, as suggested before. 20,22 From the fact that the hole capture cross section is much larger than n – and assuming that they belong to the same defects – it can be derived that the trap levels have an acceptor character. It has been shown before that the D centers in a-Si:H exhibit two near mid-gap -bands of states in DLTS,10,11,27-31 with an amphoteric character: a donor band and an acceptor band separated by a positive correlation energy U. 32-35 Given the band alignment of a-Si:H with respect to c-Si 20,21, the peak observed here could correspond with the EC,a-Si-0.83 eV acceptor state of the D defects.36 On the other hand, Temperature Stimulated Capacitance (TSCAP) measurements revealed a DOS peaking at ~0.8 to 0.9 eV from EV,a-Si,37 which is close to the peak position observed here, when account is made for the ~0.4 eV valence band offset between c-Si and a-Si:H.

A question which remains to be answered is where are the donor states corresponding with the D defects and causing the negative flat-band shift and hysteresis in the CV characteristics of p-Si capacitors? Considering a positive U shift between the donor and the acceptor states would place the corresponding DLTS peak in the bottom half of the c-Si bandgap, close to the valence band. According to Fig. 11, the DOS increases dramatically below EV+0.2 eV, which could correspond with the onset of the donor band of the D defects. However, measurements below liquid nitrogen temperature are required to more firmly support this assumption.

The rather large hole capture cross section is in line with recent estimates for $σ\_{p}^{-} $ used in the recombination modelling at the a-Si:H/c-Si interface, 35 so that the hole capture in p-Si substrates most likely occurs through the acceptor states. The electron capture cross section in Table I is between the values assumed for $σ\_{n}^{0}\~5×10^{-18} cm^{2}$ and $σ\_{n}^{+}\~2.5×10^{-15}cm^{2}$ .35 The electron cross section value found here is higher than the range of data reported in the literature and derived from space-charge-limited conduction.38 Of course, values for the capture cross sections derived from the intercept of an Arrhenius plot have a large error bar and yield an order of magnitude estimate. A direct measurement of n/p as a function of the filling pulse duration at a fixed temperature provides normally more accurate data, but is not straightforward in this case, given the non-standard logarithmic trap filling kinetics in Figs 5 and 9. In fact, also direct capture cross section measurements on a-Si by DLTS have proven to be difficult, given the complex trap filling kinetics observed.25 However, considering the activation energy in Table I and the conduction band offset, it is reasonable to assume that electron capture in the n-type samples is also dominated by the acceptor states of the D defects in a-Si:H, consistent with the positive flat band voltage shift observed on n-Si, shown in Fig. 3. Finally, it has been reported that the electron capture cross section was found relatively T-independent from EC,a-Si-0.78 eV to EC,a-Si-0.89 eV,30 justifying to some extent the use of a constant n value in the conversion of the T-axis into an activation energy for the n-Si data.

The two minor features in Fig. 11 have been assigned to the donor (p-Si) and acceptor (n-Si) level of the Pb0 centers at the a-Si:H/(100)c-Si interface; the corresponding integrated surface density is given in Table I. The presence of Pb0 centers at the heterojunction interface has been well-established by ESR 39 and has also been observed on similar samples as the ones studied here.5 In addition, the smaller features around 130 K behave more like point defects with a saturation of the peak amplitude in function of the pulse duration (see inset of Fig. 6). While it is difficult to derive an Arrhenius plot for the small DLTS peak, its temperature position matches closely the literature data for the Pb0 acceptors.24,40-45

While it has been shown before that also deep levels in the a-Si:H adjacent to the interface with c-Si contribute to its surface recombination properties, 5,39 DLTS on MIS capacitors confirms this in a more direct and straightforward manner and allows a separation of the two contributions. It also provides a time scale for the capture and emission of majority carriers from the silicon substrate and demonstrates that the near midgap D defects in the first 5 to 10 nm from the interface act as active traps (recombination centers), with time constants up to a few ms. The centers further from the interface respond with longer time constants, which is obvious in the hysteresis of the C-V curves at 77 K.

**Conclusions**

 DLTS analysis of MIS capacitors with a-Si:H as a gate dielectric has shown the presence of two types of deep levels, affecting the electrical properties of the interface. They have been correlated with the Pb0 dangling bond states, giving rise to acceptor (n-type) and donor levels (p-type) in the upper and lower half of the silicon bandgap and, secondly, the dangling bond related D acceptor defects in a-Si:H, resulting in a near silicon midgap band of states. In the latter case, carrier capture occurs by tunneling through the potential barrier at the interface up to distances of 5 to 10 nm in the amorphous silicon. The density of states derived from the DLTS peak is in good agreement with values derived from the hysteresis in low-frequency CV measurements.

**References**

aalso at the University of Ghent, Department of Solid State Sciences

1 S. De Wolf, A. Descoeudres, Z.C. Holman, and C. Ballif, *Green* **2**, 7 (2012).

2 P.J. Cousins, D.D. Smith, H.-C. Luan, J. Manning, T.D. Dennis, A. Waldhauer, K.E. Wilson, G. Harley, and W.P. Mulligan, Proc. 35th IEEE Photovoltaic Specialists Conf. (PVSC), Honolulu (Hawaii), 275 (2010).

3 M.A. Green, :Silicon Solar Cells Advanced Principles & Practice”, Centre Photovoltaic Devices &Systems, p. 123 (1995).

4 Panasonic press release, April 2014, http://panasonic.co.jp/corp/news/official.data/data.dir/2014/04/en140410-4/en140410-4.html

5 N.H. Thoan, M. Jivanescu, B.J. O’Sullivan, L. Pantisano, I. Gordon, V.V. Afanas’ev, and A. Stesmans, *Applied Physics Letters* **100**, 142101 (2012).

6 K. Yamasaki, M. Yoshida, and T. Sugano, *Jpn. J. Appl. Phys*. **18**, 113 (1979).

7 N.M. Johnson, *J. Vac. Sci. Technol*. **21**, 303 (1982).

8 D. Vuillaume, J.C. Bourgoin, and M. Lannoo, *Phys. Rev. B* **34**, 1171 (1986).

9 H. Lakhdari, D. Vuilaume, and J.C. Bourgouin, *Phys. Rev. B* **38**, 13124 (1988).

10 I. Thurzo, S. Teramura, R. Durny, V. Nádaždy, M. Kumeda, and T. Shimizu, *J. Appl. Phys*. **82**, 4372 (1997).

11 I. Thurzo, V. Nádaždy, S. Teramura, R. Durny, M. Kumeda, and T. Shimizu, *J. Appl. Phys*. **84**, 6906 (1998).

12 E. Simoen, H.-C. Lin, A. Alian, G. Brammertz, C. Merckling, J. Mitard, and C. Claeys, *IEEE Trans. Device and Mater. Reliability* **13**, 444 (2013).

13 M. Mews, T.F. Schulze, N. Mingirulli, and L. Korte, *Appl. Phys. Lett*. **102**, 122106 (2013).

14 S. De Wolf, S. Olibet, and C. Ballif, *Appl. Phys. Lett.* **93**, 032101 (2008).

15 E.H. Nicollian and J.R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, Wiley & sons, p. 487 (1982).

16 S. Weiss and R. Kassing, *Solid-St. Electron*. **31**, 1733 (1988).

17 N.H. Thoan, K. Keunen, V.V. Afasas’ev, and A. Stesmans, *J. Appl. Phys.* **109**, 013710 (2011).

18 N.O. Pearce, B. Hamilton, A.R. Peaker, and R.A. Craven, *J. Appl. Phys*. **62**, 576 (1987).

19 S.N. Volkos, E.S. Efthymiou, S. Bernardini, I.D. Hawkins, A.R. Peaker, and G. Petkos, *J. Appl. Phys.* **100**, 124103 (2006).

20 T.F. Schulze, C. Leendertz, N. Mingirulli, L. Korte, and B. Rech, *Energy Procedia* **8**, 282 (2011).

21 C.-L. Zhong, R.-H. Yao, and K.-W. Geng, *IEEE Trans. Electron Devices* **61**, 394 (2014).

22 S. De Wolf, C. Ballif, and M. Kondo, *Phys. Rev. B* **85**, 113302 (2012).

23 E. Simoen, J.W. Lee, and C. Claeys, *IEEE Trans. Electron Devices* **61**, 634 (2014).

24 E. Simoen, C. Gong, N.E. Posthuma, E. Van Kerschaver, J. Poortmans, and R. Mertens, *J. Electrochem. Soc*., **158**, H612 (2011).

25 C.D. Thurmond, *J. Electrochem. Soc*. **122**, 1133 (1975).

26 R. Couderc, M. Amara, and M. Lemiti, *J. Appl. Phys*. **115**, 093705 (2014).

27 R.S. Crandall, *J. Electron. Mater*. **9**, 713 (1980).

28 R.S. Crandall, *Phys. Rev. B* **24**, 7457 (1981).

29 J.D. Cohen, J.P. Harbison, and K. W. Wecht, *Phys. Rev. Lett*., **48**, 109 (1982).

30 D.V. Lang, J.D. Cohen, and J.P. Harbison, *Phys. Rev. B* **25**, 5285 (1982).

31 N.M. Johnson and D.K. Biegelsen, *Phys. Rev. B* **31**, 4066 (1985).

32 R.A. Street, J. Zesch, and M.J. Thompson, *Appl. Phys. Lett*. **43**, 672 (1983).

33 F. Vaillant and D. Jousse, *Phys. Rev. B* **34**, 4088 (1986).

34 J. Hubin, A.V. Shah, E. Sauvain, and P. Pipoz, *J. Appl. Phys*. **78**, 6050 (1995).

35 S. Olibet, E. Vallat-Sauvain, and C. Ballif, *Phys. Rev. B* **76**, 035326 (2007).

36 H. Kida, K. Hattori, H. Okamoto, and Y. Hamakawa, *J. Appl. Phys*. **59**, 4079 (1986).

37 J. Beichler, H. Mell, and K. Weber, *J. Non-Crystall. Solids* **59&60**, 257 (1983).

38 R. Meaudre and M. Meaudre, *Appl. Phys. Lett*. **85**, 245 (2004).

39 B.M. George, J. Behrends, A. Schnegg, T.F. Schulze, M. Fehr, L. Korte, B. Rech, K. Lips, M. Rohrmuller, E. Rauls, W.G. Schmidt, and U. Gerstmann, *Phys. Rev. Lett*. **110**, 136803 (2013).

40 E.H. Poindexter, G.J. Gerardi, M.-E. Rueckel, P.J. Caplan, N.M. Johnson, and D.K. Biegelsen, *J. Appl. Phys*. **56**, 2844 (1984).

41 D. Vuillaume and J.-C. Bourgoin, *J. Appl. Phys*. **58**, 2077 (1985).

43 H.G. Grimmeiss, W.R. Buchwald, E.H. Poindexter, P.J. Caplan, M. Harmatz, G.J. Gerardi, D.J. Keeble, and N.M. Johnson, *Phys. Rev. B* **39**, 5175 (1989).

43 D. Vuillaume, D. Goguenheim, and G. Vincent, *Appl. Phys. Lett*. **57**, 1206 (1990).

44 R. Beyer, H. Burgardt, I. Thurzo, D.R.T. Zahn, and T. Geßner, *Solid-St. Electron*. **44**, 1463 (2000).

45 L. Dobaczewski, S. Bernardini, P. Kruszewski, P.K. Hurley, V.P. Markevich, I.D. Hawkins, and A.R. Peaker, *Appl. Phys. Lett*. **92**, 242104 (2008).

**Table and Figure Captions**

Table I. Deep level parameters derived from an Arrhenius analysis of the DLT-spectra of Figs 6 and 10 and from the density-of-states graphs of Fig. 11, where Et is the trap activation energy, n and p the capture cross section for electrons and holes, respectively. Dt is the bulk trap density and Dit is the interface trap density.

Fig. 1. CV characteristics at f=1 MHz for MIS structures with a 70 nm a-Si:H insulator layer and an Al gate with a diameter of 500 m. The temperature was varied from 74 K to 320 K (p-Si) and from 80 K to 302 K (n-Si).

Figure 2. High-frequency CV data, measured on Al/intrinsic a-Si:H/silicon at 77 K. Results are presented for both n-Si and p-Si substrates. Large hysteresis is observed when the bias is swept from accumulation to inversion and back, in both cases. This indicates a large defect density in the a-Si:H layers.

Fig. 3. CV and IV characteristic of an Al/a-Si:H/n-Si MIS structure with diameter =500 m at 295 K. The capacitance measurement frequency is 1 MHz. Also indicated is the bias pulse applied periodically during DLTS.

Fig. 4. Isothermal frequency scan at room temperature of a 500 m diameter Al/a-Si/n-Si MIS capacitor pulsed from depletion towards accumulation, from -1 V→0 V and from -1 V→1 V. The pulse duration tp=100 s.

Fig. 5. DLTS amplitude versus pulse duration for a pulse from -1 V to +1 V for a 500 m diameter Al/a-Si:H/n-Si MIS capacitor at 295 K. A sampling period of 5.12 ms has been employed. The amplitude increases with ln(tp) over several decades.

Fig. 6. T-scan DLT-spectra at tw=512 ms for an Al/a-Si:H/n-Si MIS capacitor at different pulse durations and for a pulse from -1 V to +1 V. The flat line for the -1 V→0 V pulse indicates that there are no deep levels in the n-type c-Si substrate within the detection limit. The inset shows a blow up of the Pb interface state peak at about 130 K, showing no dependence of the amplitude with the pulse duration.

Fig. 7. CV and IV characteristic of an Al/a-Si:H/n-Si MIS structure with diameter =500 m at 295 K. The capacitance measurement frequency is 1 MHz. Also indicated is the bias pulse applied periodically during DLTS.

Fig. 8. Isothermal frequency scan at room temperature of a 500 m diameter Al/a-Si:H/p-Si MIS capacitor pulsed from depletion towards accumulation, from +1 V→0 V and from +1 V→-1 V. The pulse duration tp=100 s.

Fig. 9. DLTS amplitude versus pulse duration for a pulse from +1 V to -1 V for a 500 m diameter Al/a-Si:H/p-Si MIS capacitor at 295 K. A sampling period of 5.12 ms has been employed. The amplitude increases with ln(tp) over several decades, as indicated by the dashed line.

Fig. 10. T-scan DLT-spectra at tw=51.2 ms for an Al/a-Si/p-Si MIS capacitor at different pulse durations and for a pulse from +1 V to -1 V. The flat line for the +1 V→0 V pulse indicates that there are no deep levels in the n-type c-Si substrate within the detection limit.

Fig. 11. Density of states versus energy of the deep levels derived from the n- and p-Si spectra at tp=10 ms of Fig. 6 and 10, respectively. The dashed curve has been calculated, assuming p=n=5.6×10-16 cm2.

Table I. Deep level parameters derived from an Arrhenius analysis of the DLT-spectra of Figs 6 and 10 and from the density-of-states graphs of Fig. 11, where Et is the trap activation energy, n and p the capture cross section for electrons and holes, respectively. Dt is the bulk trap density and Dit is the interface trap density.

c-Si Et (eV) n or p (cm2) Dt (cm-2) Dit (cm-2)

n-Si 0.560 5.6×10-16 3.8×1011 1.1×1011

p-Si 0.660 3.2×10-14 4.2×1011 1.6×1010



Fig. 1. CV characteristics at f=1 MHz for MIS structures with a 70 nm a-Si:H insulator layer and an Al gate with a diameter of 500 m. The temperature was varied from 74 K to 320 K (p-Si) and from 80 K to 302 K (n-Si).



Fig. 2. High-frequency CV data, measured on Al/intrinsic a-Si:H/silicon, with both n and p-Si shown. Large hysteresis is observed in when the bias is swept from accumulation to inversion and back, in both cases. This indicates a large defect density in the a-Si:H layers.



Fig. 3. CV and IV characteristic of an Al/a-Si:H/n-Si MIS structure with diameter =500 m at 295 K. The capacitance measurement frequency is 1 MHz. Also indicated is the bias pulse applied periodically during DLTS.



Fig. 4. Isothermal frequency scan at room temperature of a 500 m diameter Al/a-Si/n-Si MIS capacitor pulsed from depletion towards accumulation, from -1 V-->0 V and from -1 V-->1 V. The pulse duration tp=100 s.



Fig. 5. DLTS amplitude versus pulse duration for a pulse from -1 V to +1 V for a 500 m diameter Al/a-Si:H/n-Si MIS capacitor at 295 K. A sampling period of 5.12 ms has been employed. The amplitude increases with ln(tp) over several decades.



Fig. 6. T-scan DLT-spectra at tw=512 ms for an Al/a-Si:H/n-Si MIS capacitor at different pulse durations and for a pulse from -1 V to +1 V. The flat line for the -1 V-->0 V pulse indicates that there are no deep levels in the n-type c-Si substrate within the detection limit. The inset shows a blow up of the Pb interface state peak at about 130 K, showing no dependence of the amplitude with the pulse duration.



Fig. 7. CV and IV characteristic of an Al/a-Si:H/n-Si MIS structure with diameter =500 m at 295 K. The capacitance measurement frequency is 1 MHz. Also indicated is the bias pulse applied periodically during DLTS.



Fig. 8. Isothermal frequency scan at room temperature of a 500 m diameter Al/a-Si:H/p-Si MIS capacitor pulsed from depletion towards accumulation, from +1 V-->0 V and from +1 V-->-1 V. The pulse duration tp=100 s.



Fig. 9. DLTS amplitude versus pulse duration for a pulse from +1 V to -1 V for a 500 m diameter Al/a-Si:H/p-Si MIS capacitor at 295 K. A sampling period of 5.12 ms has been employed. The amplitude increases with ln(tp) over several decades, as indicated by the dashed line.



Fig. 10. T-scan DLT-spectra at tw=51.2 ms for an Al/a-Si/p-Si MIS capacitor at different pulse durations and for a pulse from +1 V to -1 V. The flat line for the +1 V-->0 V pulse indicates that there are no deep levels in the n-type c-Si substrate within the detection limit.



Fig. 11. Density of states versus energy of the deep levels derived from the n- and p-Si spectra at tp=10 ms of Fig. 6 and 10, respectively. The dashed curve has been calculated, assuming p=n=5.6×10-16 cm2.