PREFACE

The ACACES summer school wants to create an opportunity for PhD students to learn new things and to meet new people. We believe that the 12 courses and the 2 invited talks – all by world class experts – will help you reach the first goal. Reaching the second goal is a bigger challenge. When you come to our summer school, we want to help you to get to know as many other participants as possible in one week. We do this by organizing joint meals and (long) coffee breaks where participants can meet each other and, very importantly, we organize a poster session on Wednesday afternoon. During this session you can present your own research to the other participants and at the same time learn about other students' research. The poster session is organized right in the middle of the summer school week so people with common research interests still have enough time in the following days to discuss their mutual interests, hopefully resulting in a long lasting research collaboration and joint research contributions. The summer school and poster session will help you broaden your professional network and that's exactly what HiPEAC is all about.

A total of 71 posters will be presented during the poster session on Wednesday afternoon. One afternoon is too short to check them all out in detail. Therefore, we have collected the poster abstracts in this book of abstracts in advance. Please note that the abstracts collected in this book were not reviewed because we did not want to exclude anybody from participating in the poster session and from networking with fellow students. This book is meant to help you prepare your visit to the poster session. By reading this book in advance, you can already select the posters that are most interesting for you and you know whom to find to discuss topics related to your own research interests (during the poster session, the posters will be arranged in the same order as in the booklet).

If you are planning to present a poster yourself, make sure to spend not only 50% of your time explaining your own poster but to spend 50% of your time as well on visiting other posters.

I wish you a very productive poster session.

Koen De Bosschere

Summer School Organizer

CONTENTS

Hardware Realization of an FPGA Processor - Operating System Call Offload and Experiences 1
Andreas Hindborg and Sven Karlsson

Run-Time Hardware Task Scheduling for Partially Reconfigurable FPGAs 5
George Charitopoulos, Kyprianos Papadimitriou and Dionisios Pnevmatikatos

Memory-Centric Design for FPGA SpMV Accelerators 9
Yaman Umuroglu and Magnus Jahre

Towards High-Performance Reconfigurable Computing: Current challenges of a Rapid and High-Level Design Flow 13
Christian Brugger and Norbert Wehn

Large dataset encryption on the Maxeler platform: a service-oriented approach 17
Nikola Bezanic, Jelena Popovic-Bozovic, Ivan Popovic, Goran Dimic and Veljko Milutinovic

10GigE Virtualized NIC on ARM based FPGAs 21
Konstantinos Harteros, Iakovos Mavroidis, George Kalokerinos, Vassilis Papaefstathiou, John Goodacre, Angelos Bilas and Manolis GH Katevenis

A Heterogeneous Architecture for Brain-Inspired Computer Vision 25
Francesco Conti and Luca Benini

CHAMELEON: A Ring-based Optical Network-on-Chip with Reconfigurable Channels 29
Hui Li, Sébastien Le Beux and Ian O'Connor

An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs 33
Andrea Mineo, Maurizio Palesi, Giuseppe Ascia and Vincenzo Catania

Energy Efficiency Analysis in Embedded Systems using DFS 37
Lubomir Bogdanov and Racho Ivanov

Self-testing of embedded and cyber-physical systems 41
R. Seinauskas

Programming and Mapping Strategies for Embedded Computing Runtime Adaptability 45
Tiago Carvalho and João Cardoso

Distributed Processing of Data Streams in Embedded Networks 49
Ilya Korobkov

Hardware and Software Tools Development for High Performance Computing 53
Süleyman Savas and Essayas Gebrewahid

Analyzing GPGPU Pipeline Latency 57
Michael Andersch, Jan Lucas, Mauricio Alvarez-Mesa, Ben Juurlink

Efficient Design Space Exploration for Many-Accelerator Systems 61
Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos and Dimitrios Soudris

Thermal Modelling of 3D Stacked DRAM with Virtual Platforms 65
Matthias Jung, MohammadSadegh Sadri and Norbert Wehn

Sharing the Instruction Cache Among Multiple Cores for HPC Applications 69
Ugljesa Milic, Alejandro Rico and Alex Ramirez

Low Complexity Improvements for Chip Multiprocessors Shared Caches at Ultra-low Voltages 73
Alexandra Ferrerón, Darío Suárez, Jesús Alastruey, Teresa Monreal and Víctor Viñals

Extending Statistical Cache Models to Support Detailed Pipeline Simulators 77
Nikos Nikoleris and Erik Hagersten

Proximity Coherence for Instruction Caches in Tiled CMP Architectures 81
Tareq Alawneh, Chi Ching Chi and Ben Juurlink

Instruction Based Management of Faulty Data Caches 85
Georgios Keramidas, Michail Mavropoulos, Anna Karvouniari and Dimitris Nikolos

Should extension units be in each core of a multi-core processor? 89
Alexandre Aminot

Aftermath: Performance analysis of task-parallel applications on many-core NUMA systems 93
Andi Drebes, Karine Heydemann, Nathalie Drach, Antoniu Pop and Albert Cohen

ORWL, Ordered Read-Write Locks for Multicores and Accelerators 97
Mariem Saied, Jens Gustedt, Gilles Muller and Gaël Thomas

Hybrid Barrier Synchronization For Many Core Architectures 101
A. Rodchenko, A. Nisbet, A. Pop and M. Lujan

Towards Operating System Support for Remote Memory Usage on ARM Microservers 105
John Velegrakis, Manolis Marazakis, Iakovos Mavroidis, Angelos Bilas, John Goodacre and Manolis Katevenis

A novel loop scheduling strategy for heterogeneous chips 109
Antonio Vilches, Rafael Asenjo, Angeles Navarro, Francisco Corbera and Maria Garzaran

A Virtualization Framework for IOMMU-less Manycores 113
Christian Pinto, Andrea Marongiu and Luca Benini

Efficient Offload Support for Heterogeneous Embedded MPSoCs 117
Giuseppe Tagliavini, Andrea Marongiu and Luca Benini

A Dynamic Memory Allocator for heterogeneous platforms 121
Marco Aldinucci, Maurizio Drocco and Massimo Torquati

Maximizing the performance of HPC clusters with rCUDA 125
Carlos Reaño, Federico Silla and José Duato

Towards Transparently Tackling Functionality and Performance Issues across different OpenCL platforms 129
Michele Scandale

A Compiler Framework for Data-layout Aware Vectorization 131
Shixiong Xu and David Gregg

deGoal a tool to embed dynamic code generators into applications 135
Henri-Pierre Charles

Graph-based Kernel Recognition for Compiler Guidance 137
Maria Rodriguez

A LARA-controlled C-to-C Compiler for Code Transformations and Instrumentation 141
Pedro Pinto, Tiago Carvalho and João M. P. Cardoso

Metaheuristics Based Approach for Parallelizing Applications in On-Chip Multiprocessors 145
Vladimir Dimic and Olga Dziegielewska

Active Learning Accelerated Automatic Heuristic Construction for Parallel Program Mapping 149
William Ogilvie, Pavlos Petoumenos, Hugh Leather and Zheng Wang

APOLLO: A speculative loop polyhedral optimizer 153
Aravind Sukumaran Rajam, Juan Manuel Martinez Caamaño, Willy Wolff and Philippe Clauss

Communication forecasting for large-scale applications 157
Nikela Papadopoulou, Georgios Goumas and Nectarios Koziris

Performance Prediction of Task-Based Programs 161
Isil Oz, Ananya Muddukrishna, Muhammad Khurram Bhatti, Konstantin Popov and Mats Brorsson

Evaluating Execution Time Predictability of Task-Based Applications 165
Thomas Grass, Alejandro Rico, Miquel Moreto, Marc Casas and Alex Ramirez

Dynamic command scheduling for real-time memory controller 169
Yonghui Li

Exploration of NVMs for High Level Memories 173
Manu Perumkunnil Komalan, Jose Ignacio Gomez Perez, Christian Tenllado and Francky Catthoor

P-SOCRATES: Time Criticality Challenge in the Presence of Parallelised Execution 177
Roberto Vargas Caballero and Eduardo Quiñones.

On the Analysis of SPTA Computational Requirements 181
Suzana Milutinovic, Jaume Abella, Eduardo Quinones, Damien Hardy, Isabelle Puaut and Francisco J. Cazorla

Leveraging Intel Restricted Transactional Memory for Fault-Tolerance and Deterministic Execution in Safety-Critical Systems 185
Florian Haas, Sebastian Weis and Theo Ungerer

GemFI: A Fault Injection Tool for Studying the Behavior of Applications on Unreliable Substrates 189
Konstantinos Parasyris, George Tziantzoulis, Christos D. Antonopoulos and Nikolaos Bellas

Implicit-Storing and Redundant-Encoding-of-Attribute Information in Error-Correction-Codes 193
Yiannakis Sazeides, Emre Özer, Danny Kershaw, Panagiota Nikolaou, Marios Kleanthous and Jaume Abella

Building Efficient Wide-SIMD Accelerators with Transport Triggered Architecture 197
Timo Viitanen, Pekka Jääskeläinen, Heikki Kultala, Mikko Järvelä, Janne Helkala and Jarmo Takala

Alleycat: An Adaptive and Energy-aware Task Model for Data-intensive Applications on Accelerated Communication-centric Architectures 201
Benjamin Klenk, Alexander Matz and Holger Fröning

SmartM: Automated Lifecycle Management Framework for Distributed Applications on Multi-Clouds 205
Antonis Papaioannou, Damianos Metallidis and Kostas Magoutis

ERAC - Efficient and Robust Architecture for the Big Data Clouds 209
Evangelos Tasoulas and Feroz Zahid

Comparing topological discovery methods for a massively parallel computer 213
Kier J. Dugan, Jeff S. Reeve, Andrew D. Brown, and Steve B. Furber

Unit Testing for Operating System Kernels 217
Maxwell Walter and Sven Karlsson

Outer Temperature of Mobile Devices and User Satisfaction 221
Begum Birsen Egilmez, Gokhan Memik, Seda Ogrenci-Memik and Oguz Ergin

An accelerated gesture segmentation algorithm for embedded wearable devices 225
Francesco Paci and Luca Benini

Speeding Up Computer Vision Applications on Mobile Computing Platforms 229
Luna Backes Drault and Björn Franke

Performance comparison between HAMA and HADOOP 233
Katsogridakis Pavlos and Polyvios Pratikakis

Implementation of a new constraint algorithm for Molecular Dynamics 237
Mª Astón Serrano-Gracia, Carl Christian Kjelgaard Mikkelsen, Jesús Alastruey-Benedé, Pablo Ibáñez-Marín and Pablo García-Risueño

Software Platforms for Multi-Domain Multi-Physics Simulations 241
Christos Antonopoulos, Manolis Maroudas and Manolis Vavalis

On the use of contention information for adaptive routing 243
Pablo Fuentes, Enrique Vallejo, Marina García and Ramón Beivide