

PREFACE

The ACACES summer school wants to create an opportunity to learn new things and to meet new people. We believe that the 12 courses and the two invited talks – all by world class experts – suffice to reach the first goal.

The second goal is a bigger challenge. How can we bring the participants in contact with as many other participants of the summer school in one week? To reach this goal, we arranged to have all meals and coffee breaks together, there are long breaks, and very importantly – we organize a poster session on Wednesday afternoon.

The basic idea is that you can present your own research to the other participants, and that you learn more about the other participants' research. We have put the poster session in the middle of the week so that people with a common research interest still have enough time during the rest of the week to discuss their mutual research interest, hopefully resulting in a long lasting research collaboration and joint research contributions. So, the poster session will help you in further developing your professional network, this is what HiPEAC is all about.

There will be 85 posters presented during the poster session. You will not have time to discuss them all during one afternoon. Therefore, we have collected the abstracts in a book of abstracts. The abstracts in this book were not reviewed as we did not want to exclude anybody from participating in the poster session, and from making new contacts. The sole purpose of the book is to prepare your visit to the poster session. You can in advance select the posters you want to discuss and then visit them (the order of posters on the posters panels is the same as in the book). If you present a poster yourself, make sure that you spend about 50% of your time at your poster, and the other 50% visiting other posters.

I wish you a very productive poster session

Koen De Bosschere
Summer School Organizer

CONTENTS

Communication Sensitive Load Balancing of Irregular MPI Applications <i>Jörg Keller, Mudassar Majeed, Christoph Kessler</i>	1
Merge Sort for Systems with Multiple GPUs <i>Ivan Tanasic, Lluís Vilanova, Marc Jorda, Javier Cabezas, Isaac Gelado, Nacho Navarro</i>	5
Efficient Pedestrian Detection Based on Viola-Jones Method using GPUs <i>Matina Maria Trompouki, Nacho Navarro</i>	9
GPU Execution-Time Estimation with Models and Helper-Threads <i>Gert-Jan van den Braak, Bart Mesman, Henk Corporaal</i>	13
A Decoupled Access/Execute Architecture for Mobile GPUs <i>Jose Maria Arnau, Joan-Manuel Parcerisa, Polychronis Xekalakis</i>	17
An Analytic Model for Multi-core Adaptive Optimization <i>Khaled Alnowaiser, Jeremy Singer</i>	21
Adaptive runtime selection of polyhedral codes for GPU+CPU <i>Jean-François Dollinger, Vincent Loechner, Philippe Clauss</i>	25
Synthesis of Memory Hierarchies using the Polyhedral Model <i>Vasilis Vasiliadis, Muhsen Owaida</i>	29
Symbolic Loop Parallelization of Static Control Programs <i>Alexandru Tanase, Frank Hannig, Juergen Teich</i>	33
Mapping Parallelism for Heterogeneous Architectures <i>Kiran Chandramohan</i>	37
Programming in a Parallel and Heterogeneous Computing Era <i>Cedric Nugteren and Henk Corporaal</i>	39
Multi-Program Optimization for Heterogeneous Systems using Parallel Skeletons <i>Alexander Collins</i>	43
Parallel Processing Framework for Communication Intensive Applications on Multicore and Manycore Architectures <i>Servesh Muralidharan, David Gregg</i>	47
High-Level Language Support for Heterogeneous Manycore Architectures <i>Enes Bajrovic, Martin Sandrieser, Sigfried Benkner, Sabri Pllana</i>	51
FasTm Race Checker <i>Ismail Kuru, Hassan Salehe Matar, Gokcen Kestor, Serdar Tasiran</i>	53

FasTSibling Race Checker <i>Hassan Salehe Matar, Ismail Kuru, Gokcen Kestor, Serdar Tasiran</i>	57
Kuda: The Split Race Checker <i>Can Bekar, Tayfun Elmas, Semih Okur, Serdar Tasiran</i>	63
High-Level lock-less programming for Multicore <i>Fabio Tordini, Marco Aldinucci, Massimo Torquati</i>	67
SPC3 PM; A Multi-threaded Parallel Software Development Environment for Multi-Core Processors <i>Muhammad Ali Ismail</i>	71
OpenCL and OpenMP on Multi-core CPUs <i>Jie Shen, Jianbin Fang, Henk Sips, Ana Lucia Varbanescu</i>	75
A High-Performance Back-End for Vectorized Applications <i>Simon A. F. Lund</i>	79
A Novel Architecture and Simulation for Executing Decoupled Threads in Future 1 kilo-core Chips <i>Ho Nam, Antoni Portero, Alberto Scionti, Roberto Giorgi</i>	83
Simulation infrastructure for the next kilo-x86-64 Chips <i>Antoni Portero, Alberto Scionti, Marco Solinas, Ho Nam, Roberto Giorgi</i>	87
Sniper: Scalable and Accurate Parallel Multi-Core Simulation <i>Wim Heirman, Trevor Carlson, Lieven Eeckhout</i>	91
Power-Aware Multi-Core Simulation for Early Design Stage Hardware/Software Co-Optimization <i>Souradip Sarkar, Wim Heirman, Trevor E. Carlson, Ibrahim Hur, Lieven Eeckhout</i>	95
Simulation Driven Design Space Exploration <i>Harry Wagstaff</i>	99
Design Space Exploration of Hybrid Ultra Low Power Branch Predictors <i>Matthew Bielby, Miles Gould, Nigel Topham</i>	103
Modelling HW/SW Co-Designed Processors <i>Jose Cano, Aleksandar Brankovic, Rakesh Kumar, Darko Zivanovic, Demos Pavlou, Kyriakos Stavrou, Enric Gibert, Alejandro Martinez, Gem Dot, Fernando Latorre, Alex Barcelo, Antonio Gonzalez</i>	107
Low-overhead I-Cache modeling using instruction-reuse profiles <i>Muneeb Khan, Andreas Sembrant, Erik Hagersten</i>	111
Bandwidth Bandit: Understanding Memory Contention <i>David Eklou, Nikos Nikoleris, David Black-Schaffer, Erik Hagersten</i>	115

MRU-Tour: A concept to be applied in Last-Level Cache replacement <i>Alejandro Valero, Julio Sahuquillo, Salvador Petit, Pedro Lopez, José Duato</i>	119
Heterogeneous Architectures and Networks-on-Chip Design and Simulation <i>Simone Corbetta, Davide Zoni, William Fornaciari</i>	123
Simulation of Resource-Aware Applications on Heterogeneous Architectures <i>Sascha Roloff, Frank Hannig, Jürgen Teich</i>	127
Resource Management in Massively Parallel Architectures <i>Syed Mohammad Asad Hassan Jafri, Juha Plosila, Kolin Paul, Ahmed Hemani, Hannu Tenhunen</i>	131
Nexus++: A Hardware Task Manager for the StarSs Programming Model <i>Tamer Dallou, Ben Juurlink</i>	135
Evaluation of Different Task Scheduling Policies in Multi-Core Systems with Reconfigurable Hardware <i>Mahyar Shahsavari, Zaid Al-Ars, Koen Bertels</i>	139
The BarbequeRTRM: A resource manager for reconfigurable applications on Multi/Many-Core <i>Patrick Bellasi, Giuseppe Massari, William Fornaciari</i>	145
Dynamically Reconfiguring through Phase Detection on FPGA <i>Kang Cai, Stamatis Kavvadias, Alberto Scionti, Claudio Scordino, Paolo Gai, Roberto Giorgi</i>	149
Analyzing the Design Space of Commercial FPGA Synthesis and Mapping Tools <i>Christian Brugger, Matthias Balzer, Dominic Hillenbrand</i>	153
Exploring the Hardware-Software Interface using an FPGA-based Research Platform <i>Robert Norton, Simon Moore</i>	157
VESYLA: A Pragma Based High Level Synthesis Tool for Coarse Grain Reconfigurable Architectures <i>Nasim Farahini, Shuo Li, Omer Malik, Muhammad Ali Shami, Ahmed Hemani</i>	161
NAROUTO: A Framework for exploration of 3D Heterogeneous FPGA Architectures <i>Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris</i>	165
Formic: A Cost-Efficient Scalable FPGA-based Evaluation Board <i>Spyros Lyberis, George Kalokerinos, Michalis Lygerakis, Iakovos Mavroidis, Vassilis Papaefstathiou, Manolis Katevenis, Dionisios Pnevmatikatos, Dimitris Nikolopoulos</i>	169
FPGA implementations of piecewise affine functions based on multi-resolution hyperrectangular partitions <i>Francesco Comaschi, Bart Genuit, Alberto Oliveri, Maurice Heemels, Marco Storace</i>	173

An FPGA based Accelerator for Encrypted File Systems <i>Adrian Matoga, Ricardo Chaves, Pedro Tomas, Nuno Roma</i>	177
Real-Time Video Restoration using FPGA Devices <i>Tomasz Szydzik, Gustavo Callico, Antonio Nunez</i>	181
Patmos: Time-predictable VLIW Processor <i>Sahar Abbaspourseyedi</i>	185
Multi-core architectures for parallelized hard real-time applications <i>Milos Panic, Marco Paolieri, Eduardo Quinones, Jaume Abella, Julian Wolf, Theo Ungerer, Sascha Uhrig, Zlatko Petrov, Francisco J. Cazorla</i>	187
Controlling execution time variability using COTS for mission critical systems <i>Jingyi Bin, Arnaud Grasset, Daniel Gracia Perez, Sylvain Girbal, Philippe Bonnot, Alain Merigot</i>	191
Parallelization of Nested Loop Programs for Real-Time Multicore Systems <i>Stefan J. Geuns, Joost P.H.M. Hausmans, Marco J.G. Bekooij</i>	195
Expressing Parallelism and Timing in Embedded Real-time Applications <i>Sören Braunstein</i>	197
Threats to Time Predictability on AMBA Bus <i>Javier Jalle, Eduardo Quinones, Luca Fossati, Marco Zulianello, Francisco J. Cazorla</i>	201
DRAM Selection and Configuration for Real-Time Mobile Systems <i>Manil Dev Gomony, Christian Weis, Benny Akesson, Norbert Wehn, Kees Goossens</i>	205
Memory-Map Selection for Firm Real-Time SDRAM Controllers <i>Sven Goossens, Benny Akesson, Kees Goossens</i>	209
Optimizing DMA data transfers in embedded multi-core architectures <i>S. Saidi, P. Tendulkar, T. Lepley, O. Maler</i>	213
The Data Transfer Engine: Towards a Software Controlled Memory Hierarchy <i>Victor Garcia, Alejandro Rico, Carlos Villavieja, Nacho Navarro, Alex Ramirez</i>	215
Optimizing shared memory chip multiprocessors for future photonic interconnection networks <i>Anouk Van Laer, Philip Watts</i>	219
Simple On-chip Optical Interconnection for Improving Performance in Clustered CMPs <i>Sandro Bartolini, Paolo Grani</i>	223
Energy Efficiency in High Speed Interconnection Network <i>Hai Nguyen, Daniel Franco, Gonzalo Zarza, Emilio Luque</i>	227

Ultra-Low Latency NoC testing via Pseudo-Random Test Pattern Compaction <i>Herve Tatenguem, Alessandro Strano, Vineeth Govind, Jaan Raik, Davide Bertozzi</i>	229
Multicast-based Partitioning Method for 3D NoCs supporting by a Minimal Adaptive Routing <i>Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen</i>	233
Burst-Aware HoL Blocking Avoidance <i>Jose Vicente Escamilla, Jose Flich Cardo, Pedro Garcia</i>	237
Dynamic Virtual Migration to Reduce Power Consumption in Multicore Embedded Systems <i>José Luis March, Julio Sahuquillo, Salvador Petit, Houcine Hassan, José Duato</i>	241
Slack and power efficiency on decoupled access - execute models <i>Konstantinos Koukos, Stefanos Kaxiras</i>	245
Tibidabo: an ARM-based HPC Cluster Prototype <i>Nikola Rajovic, Nikola Puzovic, Alex Ramirez</i>	247
Power, Thermal and Performance Modeling of Next-Generation Many-Core Platforms <i>Mohammadsadegh Sadri, Andrea Bartolini, Luca Benini</i>	251
CFEPROF: A function level energy profiler <i>Ioannis Manousakis</i>	255
Program Complexity Analysis via Source Code Instrumentation <i>Michael Kruse</i>	259
Memory coherence and compression in the vRtical Project <i>Albert Esteve and Maria Soler, Maria Engracia Gomez, Jose Flich, Antonio Robles</i>	263
Memory coherence and compression in the vRtical Project <i>Maria Engracia Gomez, Jose Flich, Antonio Robles, Albert Esteve, Maria Soler</i>	267
Scaling-down to embedded systems for dynamic compilation <i>Alexandre Carbon, Yves Lhuillier, Henri-Pierre Charles</i>	271
PEPPHER Composition tool <i>Usman Dastgeer, Lu Li, Christoph Kessler</i>	275
PEGASUS - New approach to hierarchical distributed programming <i>Adam Smyk</i>	279
Efficient on-chip pipelined streaming computations on scalable manycore architectures <i>Nicolas Melot, Christoph Kessler, Jörg Keller</i>	283
Dynamic Exploration of Data Transfers in WSS Decoder <i>Poona Bahrebar, Wim Heirman, Dirk Stroobandt</i>	287

Data Locality Modeling for Convolutional Neural Networks <i>Maurice Peemen, Henk Corporaal</i>	291
Simulation of Modelica Models on Parallel Architectures <i>Kristian Stavaker, Peter Fritzon</i>	295
An Adaptive Multi-Agent System for e-Commerce <i>Serban Radu, Adina Magda Florea</i>	297
Providing an efficient programming model for biologically inspired massively parallel architectures <i>Steven JT Marsh</i>	301
Realizing Parsimonious Systems through Inexact/Approximate Computing <i>Avinash Lingamneni, Christian Enz, Christian Piguet, Krishna Palem</i>	305
King Topologies And Fault-Tolerance <i>Emilio Castillo, Esteban Stafford, Fernando Vallejo, Jose Luis Bosque, Carmen Martinez, Cristobal Camarero, Ramon Bevide</i>	309
Exploiting Existing Redundancy in Checkpointed Register Alias Tables for Soft Error Detection and Correction <i>Fahrettin Koc, Kenan Bozdas, Burak Karsli, Oguz Ergin</i>	313
Working Conditions-Aware Fault Injection Technique <i>Ihsen Alouani, Smail Niar, Fadi Kurdahi</i>	317
Preliminary Concepts for a Graceful Degradation Manager in a Fault Tolerant by Design SoC <i>Stavros Tzilis, Ioannis Sourdis</i>	321
Use of Architecture Description Language ISAC for ASIP Design <i>L. Dolihal, A. Husar, Z. Prikryl, K. Masarik, T. Hruska</i>	325